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Abstract—Wireless sensor and actuator networks are gaining
momentum in the era of Industrial Internet of Things IIoT. The
usage of the close-loop data from sensors in the manufacturing
chain is extending the common monitoring scenario of the
Wireless Sensors Networks WSN where data were just logged.
In this paper we present an accurate timing synchronization
for TDMA implemented on the state of art IoT radio, such as
LoRa, that is a good solution in industrial environments for its
high robustness. Experimental results show how it is possible to
modulate the drift correction and keep the synchronization error
within the requirements.
Keywords— TDMA, Synchronization, LoRa, Wireless Sen-
sors Network, IIoT
I. INTRODUCTION
Synchronization in Wireless Sensor Networks (WSN) can
be considered a critical and fundamental requirement to prop-
erly correlate the timestamped data acquired by each sensing
device with a common reference clock. Multiple synchro-
nization protocols have been developed over the years to
optimize the network for different requirements. Among all,
Time Division Multiple Access (TDMA), as a channel access
method, requires the synchronization as a necessary condition
to avoid overlapping messages and a decreasing in network
performance.
In this work a lightweight synchronization protocol with
an online clock calibration method is presented. The protocol
design is part of a larger industrial project that aims to build a
star network to acquire information about some slowly varying
parameters around and inside a laser cutting machine. The
machine is specialized in tube cutting and can reach over
20m in length—along the tube axis—which influences the
technology choice for a single-hop topology. Furthermore, the
nodes must be battery powered and a low power technology is
required. Given the requirements, the LoRa radio technology
from Semtech has been chosen and tested in the environment
to optimize the radio configuration. LoRa is a spread spectrum
modulation technique designed for low power and long range
applications (up to 15km in line of sight), but its robustness
to noise, regardless of the very low throughput (sufficient for
the task), makes it suitable for the specific application.
Many different synchronization algorithms are available in
literature. The proposed one is inspired by the Continuous
Clock Synchronization (CCS) algorithm [1] and the mod-
ified Dynamic CCS (DCCS) [2]. The resulting maximum
synchronization error is of few milliseconds due to hardware
limitations. Broadcast synchronization messages are used but,
differently from the Reference Broadcast Synchronization
(RBS) protocol, here no message exchange between end nodes
takes place to reduce the overall number of packets. Multiple
solutions were proposed to correct the unavoidable clock drift
in real systems. Clock skew is mostly due to temperature
changes and ageing but other factors influence it with different
magnitude (e.g. hardware used, circuit design, environmental
factors, etc.). Several studies [3]–[6] focus on a temperature
based calibration which does not solve all the clock skew
problems. The proposed method uses hardware functionalities
of available clock to compensate skew without relying on
any sensor. After the design of the protocol, performance
is assessed with some nodes built upon the ST-NUCLEO64
development board with the STM32L073 microcontroller and
the Semtech SX1276MB1MAS LoRa radio.
The proposed solution can improve the reliability not only
in the specific case, but also in several scenarios where dis-
tributed monitoring of a number of sensors spread in a critical
environment should be realized, e.g. from the monitoring
inside datacenters [7], to solutions that can leverage energy
harvesting and sustainability of the nodes in a network [8].
The paper is organized as follows: Section II describes the
algorithm and motivations of the proposed work, while in Sec-
tion III experimental results of a real hardware implementation
are discussed. Lastly, conclusions are reported in Section IV.
II. THE ALGORITHM DESIGN
The LoRa technology offers a very compelling mix of long
range, low power consumption and secure data transmission
thus, as first step of any design, some specific configuration
tailored to the target application must be performed. The most
relevant configuration parameters are:
• the Spreading Factor (SF) which controls the dilatation
in time of the message;
• the bandwidth (BW) is the width of the channel used
(which influences also the time needed to transmit a
packet);
• the Cyclic Redundancy Code (CRC) which helps the
receiver to understand if the message is correct or has
been corrupted (stronger CRC increases the packet length
and consequently the transmission time).
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Fig. 1. Schematic representation of the TDMA protocol
Other constant parameters are dictated by the technology itself:
• LoRa works in the sub-GHz ISM band thus a region
dependent frequency is used: different disturbances may
be present in different locations or there may be region
dependent regulations (e.g. this work has been done in
EU where there is 1% transmission duty cycle limitation
over 1h for each node).
• the maximum packet length is 255 Bytes.
• in addition to the payload, each packet comprehends a
preamble and an header which must be considered as
overhead.
These parameters influence the network design under mul-
tiple points of view: transmission time limited by the duty
cycle, maximum throughput achievable, maximum packets fre-
quency, etc. By means of an extensive set of experiments (not
reported for the sake of summary and out of the scope of the
present work) the optimal LoRa configuration chosen is SF 7,
BW 500kHz and CRC 4/5. The self-synchronizing protocol
(summarized in Figure 1) was designed on top of this radio
configuration and a TDMA approach, to optimize the available
duty cycle and consequently maximize the throughput.
The lightweight synchronization protocol exploits a periodic
broadcast message sent by the master node (M in Figure 1)
in every period T, which contains the absolute reference
timestamp. Any end device (S1, . . . , SN−1, SN ) is in charge
of its own synchronization, allowing the protocol to scale-up
to an unlimited number of end devices. In the specific case
of LoRa technology, each node can use 1% maximum of the
period to maximize the throughput, which means maximum
100 nodes can join the network. To increase the number of
allowed nodes it is necessary to reduce the single node duty
cycle (consequently the data payload). Notice that the period
T is not influencing the other tasks that can have their own
frequency (e.g. the acquisition is performed at 1Hz).
Each node updates the local timestamp according to the
received one, adjusted considering some constants: (i) the
preparation time of the message at the master side, (ii) the
transmission time of the packet (the time occurred between
transmission start and transmission end) and (iii) the elab-
oration time of the receiver; summarized in constant tx.
Notice that the time-of-flight is considered negligible. With the
formula provided by Semtech [9], verifyed with experiments,
the transmission time for a 255B payload is of about 100ms
which needs to coincide with tslot to maximize throughput
(thus T = 100 · tslot = 10s). As a requirement, the protocol
has a 10B header and needs to fit data from nodes equipped
with 11 sensors (16bit resolution). The total payload length
of 230B is shorter than the maximum, allowing to introduce
a 9 ms guard band (GB) to takle unavoidable synchronization
errors in the order of ±4.5 ms (tGB). As a result, the protocol
keeps the LoRa network synchronized with a maximum clock
drift of 4.5 ms every 10 s.
In a real scenario, with low cost hardware and in harsh envi-
ronments the clock drift can be larger than the guard band. In
this specific case, the on-board RTC oscillator responsible for
the drift is used to achieve self-calibration. Multiple different
strategies can be implemented to compensate this error. A first
solution to the problem is to create a virtual software clock
that elaborates the hardware clock information to compensate
for the skew and the offset. This method needs an estimation
of the error and clock skew to work properly and may require
too many computational resources. A simpler solution is to use
the hardware calibration functionalities to manipulate the clock
skew [12]. In the case under study, the clock skew is controlled
through the use of some calibration values associated to
dedicated registers included in the hardware. This allows to
increase or reduce the clock frequency i.e. the drift can be
controlled. Usually, this calibration value is computed once
in static tests by comparing the oscillator signal to a more
precise frequency source. This solution permits an average
drift correction but the variable effects such as temperature
changes, power supply variations or ageing are still present.
To compensate for temperature variations a lookup table or
a mathematical relation can be used to relate changes to
clock calibration correction [4]. This method alone does not
solve the problems due to ageing or power supply changes.
Furthermore, each device has slightly different hardware and
may require a different calibration table. In this work, the
reported factors are compensated even if the algorithm does
not need any information about the device status. Indeed, only
the information about previous synchronization messages is
needed. The resulting runtime calibration corrects also for
unknown sources of drift.
The algorithm steps reported in Figure 2 can be synthesized
as follows, where the i index represents the i-th synchroniza-
tion period that starts at ti (Figure 1):
• a constant error margin is chosen. This margin indicates
the maximum acceptable synchronization error. In this
particular case, with a maximum error of ±4.5 ms the
margin (sm) has been set to 2 ms.
• when the first synchronization message is received, the
RTC calendar registers are written and the timestamp is
temporarily stored for future use (told).
• at the next synchronization message, the received times-
tamp will be compared with the one available from the
RTC registers and the result will be the synchronization
error es = tsync − tnew = tmasteri + tx − (tnodei + tx),
where tnew coincides with the time measured by the node
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Fig. 2. Online calibration algorithm work-flow.
at message reception and tsync is the master’s timestamp
corrected with the transmission time tx.
• if the error es is within the range [−sm,+sm], no
operation is performed.
• if the error es is outside this range, the error is not
acceptable and a correction will be performed. The time
since last RTC update is then calculated as ∆t = tnew −
told = ti+tx−(ti−j+tx), where j is the number of cycles
since the last RTC update. ∆t is now used as indication
of the magnitude of the oscillator’s drift (the smaller the
drifting behaviour, the larger ∆t). ∆t and sign(es) are
then used to calculate the calibration parameter variation
to apply. Once the calibration value is updated, the new
timestamp is written into the RTC and tnew becomes told.
In the next section some applicative tests of the designed
algorithm are reported.
III. RESULTS
The hardware used to keep track of the time can reach a
maximum time resolution of 1/1024 of second. Consequently,
the error resolution is also around 1 ms. If a smaller er-
ror resolution is needed, additional timers with higher time
resolution must be used. Furthermore, we verified that the
transmission time calculated using the formula from datasheet
[9] is not reliable for smaller time resolutions and consequently
is rounded up to the millisecond. Also the calibration values
used in the RTC registers are discrete and an increment corre-
sponds to a clock correction of about 0.955 ppm, as reported
in the hardware datasheet (full range is from -487.1 ppm to
488.5 ppm).
Before testing the calibration algorithm, the synchronization
error between each message is measured. The measurement
system consists of a pair of nodes (one behaving as master and
the other as slave) which are set to pull a digital pin high at
ti. An oscilloscope measures the effective temporal difference
of the two rising edges that coincide with the synchronization
error. The first test is performed with a clock that is drifting of
few ppm, resulting in an error of 0.16± 0.29ms. Secondly a
larger drifting behaviour (430 ppm) is forced and results in a
Fig. 3. Calibration value and ∆t for three different correction policies.
larger average synchronization error (4.54± 1.28ms) outside
the limits of the GB. For this reason a calibration is necessary.
To correct the calibration value over the time, three solutions
are tested: the first two apply a constant correction (large with
15 ppm and small with 1 ppm) while the last one uses an
adaptive correction, from a lookup table, that depends on ∆t
parameter. The 15 ppm solution has a fast convergence rate
but in steady state presents some unacceptable oscillations;
while the 1 ppm solution shows good performance in steady
state but requires longer time (several hours) to converge.
Notice that, even if not shown in the figures, also the 1 ppm
solution tends to oscillate at steady state because even with
the calibration there is always some drift that, at this point,
is below the resolution available to calibrate the clock. A
simple workaround to avoid the steady state oscillation is to let
the calibration value unchanged for ∆t greater than a chosen
limit value. The gradual correction proposed merges the good
characteristics of the constant corrections and consists of the
lookup table reported in table I: to different values of ∆t
correspond different correction values. In the specific case,
∆t is normalized with the synchronization period to obtain
the number of cycles since the last RTC update. With the
non constant correction, the clock converges faster when far
from the optimal calibration and keeps the calibration with
small changes in steady state (as clearly visible in figure
3). For every correction, after a first transient behaviour a
largely drifting node reaches a steady state in which a reduced
synchronization error occurs and thus longer synchronization
periods can be used. With ∆t as only necessary information it
is possible to compensate for temperature changes and other
effects such as ageing. Figure 3 shows also the increasing trend
of ∆t which can be seen alternatively as the synchronization
period necessary to keep the system in sync.
Figure 4 reports how the ∆t changes in time with a drifting
clock. It is clearly visible that a fixed calibration value does
not bring any advantage while a correction policy increases ∆t
Fig. 4. The effect of two constant corrections with different magnitude.
TABLE I
GRADUAL CORRECTION LOOKUP TABLE
Cycles Correction
> 10 1ppm
10, 9, 8, 7, 6 2 ppm
5, 4, 3 5 ppm
2, 1 10 ppm
Fig. 5. Error in time with gradual and fixed ±10 ppm correction
until an oscillating behaviours starts as previously explained
(here are visible also the oscillations of the 1 ppm correc-
tion). The best performance is achieved when the minimum
correction of 1 ppm is adopted. Indeed, for the smallest
correction, ∆t is in the order of tens of minutes, while for
larger corrections it can reach only some minutes.
Figure 5 shows a comparison of the synchronization er-
ror between the fixed correction and the gradual correction
methods. In both cases, at boot the drift in each single period
is enough to create a synchronization error greater than the
available margin. With the calibration, the error decreases until
in one single period it doesn’t get out of the limits. Here the
graph starts to resemble a sawtooth because the RTC update
brings the error inside the limits and multiple periods are
necessary before it exceed this margin again. It is also visible
that ∆t is increasing towards the end of the experiment as the
teeth become longer and longer. Even if at the beginning the
behaviour is similar, at steady state the different correction
method used causes the system to oscillate with different
periods. The gradual corrections results into longer periods
thus is considered the best solution.
Time reference
L
o
ca
l
ti
m
e
T 2T 3T 4T
Slow clock
(monotonic)
Fast clock
Non-monotonic correction
RTC clock stopped
RTC clock slowed
Fig. 6. The three different time corrections proposed: the issue of the non-
monotonicity is solved by stopping or slowing the RTC clock until the counter
reaches the correct value.
Notice that, with the time register overwrite, the time is
not a continuous function and monotonicity is not guaranteed.
Indeed, for a fast clock, during the RTC update it is necessary
to insert a time older than the one currently present in the
counter. The difference between the two values is es and
depending on the application it may be or not a problem. In
this specific case, the synchronization protocol is built on top
of the TDMA protocol requirements, thus the error is inside
the GB and monotonicity is not required. Also, the application
monitors only slow time-varying quantities, thus the 2 ms
error is not a problem and the time reference monotonicity
at such a small scale is not required. Nonetheless, to solve
this problem, instead of overwriting the counter value it is
possible to stop (or slow down) the RTC for the number of
pulses necessary to reach the correct time reference. The two
different methods are shown in figure 6. The operation needs
another timer to correctly measure the time while the RTC
behaviour is modified. This feature is not required for the
protocol thus it has not been tested.
IV. CONCLUSION
More sophisticated algorithms can be implemented upon
this simple implementation. It may be interesting to use a
small synchronization period at the network startup (when the
nodes are not well calibrated) and then after some periods to
increase the time between each synchronization to spare duty
cycle. With this idea it is possible to increase or decrease the
synchronization message frequency dynamically in response
to a sudden change in environmental conditions that may
cause non constant drift. As a further step, the algorithm
could be tested to see its performance with time resolution
of microseconds instead of milliseconds. Another interesting
modification could be combining the information obtained
from the temperature compensation and the value from the
synchronization algorithm to see if even better performance
can be reached.
Of course, more accurate methods to better estimate the drift
are available but are more computing intensive, because they
do not use the sole time difference between two significant
errors [10] [11]. Nevertheless, even if the algorithm uses only
few messages, it has been proven good enough for soft real
time applications on low-resource sensors, that need synchro-
nization errors in the order of the milliseconds and cannot
afford to send large amount of synchronization messages or
computing effort.
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